

# **HPS-246U4A**

# **/HPS-246UTA**

**19" 4U Workstation, Intel Xeon E-processors, C246, 500W  
PSU**

## **Quick Reference Guide**

**4<sup>th</sup> Ed –14 August 2023**

### **Copyright Notice**

Copyright © 2023 Avalue Technology Inc., ALL RIGHTS RESERVED.

## FCC Statement



THIS DEVICE COMPLIES WITH PART 15 FCC RULES. OPERATION IS SUBJECT TO THE FOLLOWING TWO CONDITIONS:

- (1) THIS DEVICE MAY NOT CAUSE HARMFUL INTERFERENCE.
- (2) THIS DEVICE MUST ACCEPT ANY INTERFERENCE RECEIVED INCLUDING INTERFERENCE THAT MAY CAUSE UNDESIRED OPERATION.

THIS EQUIPMENT HAS BEEN TESTED AND FOUND TO COMPLY WITH THE LIMITS FOR A CLASS "A" DIGITAL DEVICE, PURSUANT TO PART 15 OF THE FCC RULES.

THESE LIMITS ARE DESIGNED TO PROVIDE REASONABLE PROTECTION AGAINST HARMFUL INTERFERENCE WHEN THE EQUIPMENT IS OPERATED IN A COMMERCIAL ENVIRONMENT. THIS EQUIPMENT GENERATES, USES, AND CAN RADIATE RADIO FREQUENCY ENERGY AND, IF NOT INSTALLED AND USED IN ACCORDANCE WITH THE INSTRUCTION MANUAL, MAY CAUSE HARMFUL INTERFERENCE TO RADIO COMMUNICATIONS.

OPERATION OF THIS EQUIPMENT IN A RESIDENTIAL AREA IS LIKELY TO CAUSE HARMFUL INTERFERENCE IN WHICH CASE THE USER WILL BE REQUIRED TO CORRECT THE INTERFERENCE AT HIS OWN EXPENSE.

## A Message to the Customer

### *Avalue Customer Services*

Each and every Avalue's product is built to the most exacting specifications to ensure reliable performance in the harsh and demanding conditions typical of industrial environments. Whether your new Avalue device is destined for the laboratory or the factory floor, you can be assured that your product will provide the reliability and ease of operation for which the name Avalue has come to be known.

Your satisfaction is our primary concern. Here is a guide to Avalue's customer services. To ensure you get the full benefit of our services, please follow the instructions below carefully.

### *Technical Support*

We want you to get the maximum performance from your products. So if you run into technical difficulties, we are here to help. For the most frequently asked questions, you can easily find answers in your product documentation. These answers are normally a lot more detailed than the ones we can give over the phone. So please consult the user's manual first.

To receive the latest version of the user's manual; please visit our Web site at:

<http://www.avalue.com.tw/>

# Content

<b>1. Getting Started .....</b>	<b>7</b>
1.1 Safety Precautions .....	7
1.2 Packing List .....	8
1.3 System Specifications .....	9
1.4 System Overview.....	12
1.4.1 Front View .....	12
1.4.2 Rear View.....	13
1.5 System Dimensions .....	15
1.5.1 HPS-246U4A .....	15
1.5.2 HPS-246UTA .....	16
<b>2. Hardware Configuration .....</b>	<b>17</b>
2.1 HPS-246U4A/HPS-246UTA connector mapping .....	18
2.1.1 Serial Port connector (COM) .....	18
2.1.2 VGA connector (VGA).....	18
2.2 HPM-246 Overviews.....	19
2.3 HPM-246 Jumper & Connector list .....	20
2.4 EAP-CE04 Jumpers & Connectors settings .....	22
2.4.1 PM BUS pull high Jumper (PH1) .....	22
2.4.2 Flash BIOS ME connector (JME1).....	22
2.4.3 BMC strap setting (BMC_DB1).....	23
2.4.4 Clear CMOS (JCMOS1).....	23
2.4.5 CPU fan connector (CPU_FAN1) .....	24
2.4.6 Outlet fan connector 1 (SYS_FAN1).....	24
2.4.7 Outlet fan connector 2 (SYS_FAN2).....	25
2.4.8 Inlet fan connector (SYS_FAN3) .....	25
2.4.9 Serial port 1 connector (JCOM1) .....	26
2.4.10 Serial port 2 connector (JCOM2).....	26
2.4.11 General purpose I/O connector (JGPIO1) .....	27
2.4.12 LPC connector (JLPC1).....	27
2.4.13 ATX 12V Power connector (ATX12V1) .....	28
2.4.14 ATX Power connector (ATXPWR1).....	28
2.4.15 USB3.1 connector (JUSB34).....	29
2.4.16 USB3.1 connector (JUSB56).....	29
2.4.17 USB3.1 connector (JUSB78).....	30

## HPS-246U4A/HPS-246UTA

2.4.18	SPI connector 1 (JSPI1).....	30
2.4.19	SPI connector 2 (JSPI2).....	31
2.4.20	Debug connector (JDEBUG1) .....	31
2.4.21	Front Panel connector (JFP1) .....	32
2.4.22	Read power supply information (PMBUS1).....	32
2.4.23	For EEPROM write data (JP1) .....	33
2.4.24	For VCORE PWM FW write data (JP2).....	33
2.4.25	Inlet Thermal Sensors (INLET_SER1) .....	34
2.4.26	VGA connector (JVGA1) .....	34
2.4.27	For BMC debug message read (JBMC_UART5) .....	35
2.4.28	CASE OPEN connector (JCASE_OPEN1) .....	35
2.4.29	Audio connector (JAUDIO1).....	36
2.4.29.1	Signal Description – Audio connector (JAUDIO1) .....	36
<b>3.BIOS Setup .....</b>		<b>37</b>
3.1	Introduction.....	38
3.2	Starting Setup.....	38
3.3	Using Setup .....	39
3.4	Getting Help.....	40
3.5	In Case of Problems .....	40
3.6	BIOS setup .....	41
3.6.1	Main Menu .....	41
3.6.1.1	System Language .....	42
3.6.1.2	System Date.....	42
3.6.1.3	System Time .....	42
3.6.2	Advanced Menu .....	42
3.6.2.1	CPU Configuration .....	43
3.6.2.1.1	CPU – Power Management Control.....	44
3.6.2.2	PCH-FW Configuration .....	45
3.6.2.2.1	OEM Flags Settings .....	45
3.6.2.2.2	Firmware Update Configuration .....	46
3.6.2.3	Trusted Computing.....	46
3.6.2.4	AST2500 Super IO Configuration .....	47
3.6.2.4.1	Serial Port 1 Configuration .....	48
3.6.2.4.2	Serial Port 2 Configuration .....	48
3.6.2.4.3	Serial Port 3 Configuration (Serial Over LAN (SOL)).....	49
3.6.2.5	S5 RTC Wake Settings .....	49
3.6.2.6	Serial Port Console Redirection .....	50
3.6.2.6.1	COM3 (Serial Over LAN(SOL)).....	51
3.6.2.6.2	Console Redirection Settings.....	52
3.6.2.7	USB Configuration.....	53

3.6.2.8 NVMe Configuration.....	54
3.6.2.9 Network Stack Configuration.....	54
3.6.3 Chipset.....	55
3.6.3.1 System Agent (SA) Configuration .....	55
3.6.3.1.1 Memory Configuration .....	56
3.6.3.1.2 Graphics Configuration .....	57
3.6.3.1.3 DMI/OPI Configuration .....	58
3.6.3.1.4 PEG Port Configuration.....	58
3.6.3.1.4.1 PEG Port Feature Configuration.....	59
3.6.3.2 PCH-IO Configuration .....	60
3.6.3.2.1 PCI Express Configuration.....	60
3.6.3.2.1.1 PCI Express Slot 2 (PCI-E Port 13~16).....	61
3.6.3.2.1.2 PCI Express Slot 3 (PCI-E Port 21~24).....	62
3.6.3.2.1.3 PCI Express Slot 4 (PCI-E Port 12).....	63
3.6.3.2.1.4 PCIE to PCI (PCI-E Port 3).....	64
3.6.3.2.1.5 BMC VGA (PCI-E Port 4).....	65
3.6.3.2.1.6 Intel I210 LAN Chip 1 (PCI-E Port 5).....	65
3.6.3.2.1.7 Intel I210 LAN Chip 2 (PCI-E Port 6).....	66
3.6.3.2.1.8 Intel I210 LAN Chip 3 (PCI-E Port 7).....	67
3.6.3.2.1.9 Intel I210 LAN Chip 4 (PCI-E Port 8).....	68
3.6.3.2.1.10 Intel I210 LAN Chip 5 (PCI-E Port 9).....	69
3.6.3.2.1.11 Intel I210 LAN Chip 6 (PCI-E Port 10).....	70
3.6.3.2.1.12 Intel I210 LAN Chip 7 (PCI-E Port 11).....	71
3.6.3.2.2 SATA And RST Configuration.....	72
3.6.3.2.3 HD Audio Configuration .....	73
3.6.3.3 Board Configuration .....	73
3.6.4 Server Mgmt.....	74
3.6.4.1 System Event Log .....	75
3.6.4.2 Bmc self test log .....	76
3.6.4.3 FRU Information.....	76
3.6.4.4 BMC network configuration .....	77
3.6.4.5 BMC User Settings.....	78
3.6.4.5.1 BMC Add User Details.....	79
3.6.4.5.2 BMC Delete User Details.....	80
3.6.4.5.3 BMC Change User Settings .....	80
3.6.5 Security .....	81
3.6.5.1 Secure Boot.....	82
3.6.5.1.1 Key Management .....	83
3.6.6 Boot.....	88
3.6.7 Save and exit .....	89

## **HPS-246U4A/HPS-246UTA**

3.6.7.1	Save Changes and Reset .....	89
3.6.7.2	Discard Changes and Reset .....	90
3.6.7.3	Restore Defaults.....	90
3.6.7.4	Launch EFI Shell from filesystem device .....	90

# 1. Getting Started

## 1.1 Safety Precautions

### Warning!



Always completely disconnect the power cord from your chassis whenever you work with the hardware. Do not make connections while the power is on. Sensitive electronic components can be damaged by sudden power surges. Only experienced electronics personnel should open the PC chassis.

### Caution!



Always ground yourself to remove any static charge before touching the CPU card. Modern electronic devices are very sensitive to static electric charges. As a safety precaution, use a grounding wrist strap at all times. Place all electronic components in a static-dissipative surface or static-shielded bag when they are not in the chassis.

Risk of Explosion if Battery is replaced by an Incorrect Type. Dispose of Used Batteries According to the Instructions.

### Français:

### Attention!



Débranchez le câble d'alimentation de votre châssis chaque fois que vous travaillez avec le matériel. Ne faites pas de connexion lorsque le système est allumé. Les composants électroniques sensibles peuvent être endommagés par les surtensions soudaines. Seule les personnels expérimentés de l'électronique peuvent ouvrir le châssis du PC.

### Précaution!



Il faut toujours mettre à la masse pour éliminer l'électricité statique avant de toucher la carte CPU. Les appareils électroniques modernes sont très sensibles aux électricité statique. Pour des raisons de sécurité, utilisez un bracelet électrostatique. Placez tous les composants électroniques sur une surface antistatique ou dans un sac antistatique quand ils ne sont pas dans le châssis.

Risque d'explosion si la batterie est remplacée par un type incorrect. Jetez les piles usagées selon les instructions

## Warning!



Class I Equipment. This equipment must be earthed. The power plug must be connected to a properly wired earth ground socket outlet. An improperly wired socket outlet could place hazardous voltages on accessible metal parts.

## Warning!

### IT Room



Suitable for installation in Information Technology Rooms in accordance with Article 645 of the National Electrical Code and NFPA 75.

## Warning!



### RAL

The device can only be used in a fixed location such as a lab or a machine room. When you install the device, ensure that the protective earthing connection of the socket-outlet is verified by a skilled person.

## Warning!



### For RTC battery, current statement in the manual is acceptable.

There is danger of explosion if the battery is mishandled or incorrectly replaced. Replace only with the same type of battery. Do not disassemble it or attempt to recharge it outside the system. Do not crush, puncture, dispose of in fire, short the external contacts, or expose to water or other liquids. Dispose of the battery in accordance with local regulations and instructions from your service provider.

## 1.2 Packing List

- 1 x HPS-246U4A/HPS-246UTA barebone system
  - HPM-246UA motherboard
  - 500W PSU
- 2 x front door keys

## 1.3 System Specifications

<b>Component</b>	
<b>Mother Board</b>	1 x Intel 8th/9th Gen ,C246,IPMI 2.0, DP Intel Xeon E processors, Up to 95W (HPM-246UAA-A1R)
<b>CPU</b>	1 x Intel Xeon E-2176G 3.7GHz Processor CM8068403380018SR3WS, Intel (BCC-CPU-2176GR) At CPU1
<b>CPU Cooler (Type)</b>	1 x CPU Cooler for LGA1155 Package 4-Pin/12V 4200RPM 94*94*25.4mm(RoHS) (ACC-FAN-829R)
<b>Memory</b>	2 x DDR4 2666 16GB 288PIN 0~85C M4C0-AGS1MC1K, Innodisk, ECC UDIMM (BCC-MEM-16G-05R) At DIMMA1, DIMMB1
<b>Power Supply</b>	1 x Power Supply ATX 500W 140 x 150 x 86mm FSP500-80AGGBM(M) (BCC-PSU-500N-02R)
<b>Operating System</b>	1 x Win10 IoT Ent LTSC 2019 MultiLang OEI High End EPKEA (ESD) (ESW-071R)(Optional)
<b>GPU Card</b>	NVIDIA Quadro P2200 5GB/75W Leadtek DP 1.4 (4) (BCC-GPU-P2200-01R) At Slot 6
<b>Storage</b>	
<b>Optical Disk Drive</b>	1 x GH24NSD5 Super Multi DVD Rewriter (BCC-ODD-24X-01R) At SATA4
<b>Solid State Drive</b>	1 x 2.5" SATA3 SSD 240GB TLC 0~70C (non-IPS) TS240GSSD452K-PHX1, Transcend, 1.02 DWPD (BCC-2S3S-240G-03R) At SATA1 Physical (Top to Bottom, 1-3): At 1
<b>External I/O</b>	
<b>Serial Port</b>	1 x RS232 (Bracket shared with VGA port, RS232 on the top) At Slot 0
<b>USB Port</b>	<ul style="list-style-type: none"> <li>Front: 2 x USB 3.2 Gen1 Ports. At JUSB34</li> <li>Rear: 2 x USB 3.2 Gen2 Ports</li> </ul>
<b>Video Port</b>	<b>Display Priority: VGA</b> 1 x VGA (Bracket shared with Serial port, VGA on the bottom) At Slot 0

## HPS-246U4A/HPS-246UTA

	<p>3 x DP++</p> <p>Intel® 8th/9th Generation CPU integrated</p> <p>DP: 4096 x 2304 @ 60Hz Triple Display</p>
<b>LAN Port</b>	<p>7 x RJ-45 (LAN 1 port shared with IPMI 2.0)</p> <p>Chipset: 7 x Intel®I210AT Giga-bit Ethernet</p>
<b>Indicator Light</b>	<p>1 x Power state</p> <p>1 x Disk drive activity</p> <p>1 x Network activity</p>
<b>Expansion Slots</b>	<p><b>1x PCIe x16 slot, 1x PCIe x8 slot, 1x PCIe x 4 slot, 1x PCIe x1 slot, 1x PCI 3.0</b></p> <p>Slot 1, PCI 3.0</p> <p>Slot 2, PCIe 3.0 x1</p> <p>Slot 3, PCIe 3.0 x4</p> <p>Slot 4, PCIe 2.0 x8 (Only by HPM-246UAA)</p> <p>Slot 5, NA</p> <p>Slot 6, PCIe 3.0 x16 (GPU-P2200) At (Board) PCIEX1</p> <p>Slot 7, NA (Slot 7 is the slot closest to CPU)</p>
<b>Mechanical</b>	
<b>Power Type</b>	<p>H/W: ATX power well design only</p> <p>BMC: AT (Default)</p>
<b>Power Connector Type</b>	AC Power Socket
<b>Dimension</b>	D x W x H: 528mm x 430mm x 174.8mm
<b>Weight</b>	18kg
<b>Color</b>	Black
<b>Fanless</b>	No
<b>OS Support</b>	<ul style="list-style-type: none"> <li>Windows 10 IoT Enterprise 2016 LTSB</li> <li>Windows 10 IoT Enterprise LTSC 2019</li> </ul>
<b>Reliability</b>	
<b>EMI Test</b>	<p>CE, FCC class A</p> <p>EMC Safety Requirement: ESD +8KV Contact and +15KV Air</p>
<b>Safety</b>	EN62368
<b>Vibration Test</b>	<p><b>Operational :</b></p> <ol style="list-style-type: none"> <li>0.25 Grms Random</li> <li>Operation mode</li> <li>Test Frequency : 5-500Hz</li> <li>Test Axis : X,Y and Z axis</li> <li>30 min. per each axis</li> <li>IEC 60068-2-64 Test:Fh</li> </ol>



	<p><b>Non-operational :</b></p> <ol style="list-style-type: none"> <li>1. Test Acceleration : 0.5G</li> <li>2. Test frequency : 5~500 Hz</li> <li>3. Sweep : 1 Oct/ per one minute. (logarithmic)</li> <li>4. Test Axis : X,Y and Z axis</li> <li>5. Test time :30 min. each axis</li> <li>6. System condition : Non-Operating mode</li> <li>7. Reference IEC 60068-2-6 Testing procedures</li> </ol> <p><b>Package Vibration Test:</b></p> <ol style="list-style-type: none"> <li>1. PSD: 0.026G<sup>2</sup>/Hz , 2.16 Grms</li> <li>2. Non-operation mode</li> <li>3. Test Frequency : 5-500Hz</li> <li>4. Test Axis : X,Y and Z axis</li> <li>5. 30 min. per each axis</li> <li>6. IEC 60068-2-64 Test:Fh</li> </ol>
<b>Mechanical Shock Test</b>	<p><b>Operational :</b></p> <ol style="list-style-type: none"> <li>1. Wave form : Half Sine wave</li> <li>2. Acceleration Rate : 5.0G for operation mode</li> <li>3. Duration Time : 11ms</li> <li>4. No. of Shock : Z axis 300 times</li> <li>5. Test Axis: Z axis</li> <li>6. Operation mode</li> <li>7. Reference IEC 60068-2-27 Testing procedures</li> </ol>
<b>Drop Test</b>	<p><b>Package drop test :</b></p> <ol style="list-style-type: none"> <li>1. One corner , three edges, six face</li> <li>2. ISTA 2A, IEC-60068-2-32 Test:Ed</li> </ol>
<b>Operating Temperature</b>	<p>Condition 1: Temperature: 0 to 45 degree C (L6 system)  Condition 2: Temperature: 0 to 40 degree C (L10 system, GPU P2200)  Condition 3: Temperature: 0 to TBC degree (L10 system, depends on added card spec.)</p>
<b>Operating Humidity</b>	<p>40°C/RH95%/24hrs  IEC 60068-2-56 Test:Cb</p>
<b>Storage Temperature</b>	<p>-40°C 24hrs IEC60068-2-1 Cold test Test : Ab  70°C/ RH95% 24hrs IEC 60068-2-3 Test:Ca</p>





**Note:** Specifications are subject to change without notice.

## 1.4 System Overview

### 1.4.1 Front View



### 1.4.2 Rear View

**HPS-246U4A****HPS-246UTA**


---

### Connectors

Label	Function	Note
5.25" Drive bay	5.25" Drive bay	
2.5" Front accessible 2.5"	3 x 2.5" Front accessible 2.5" drive bay	

## HPS-246U4A/HPS-246UTA

---

### drive bay


---

<b>Network activity indicator</b>	Network activity indicator	
<b>Disk activity indicator</b>	Disk activity indicator	
<b>Power State</b>	Power State	
<b>Reset button</b>	Reset button	
<b>Power button</b>	Power button	
<b>USB3.2</b>	2 x USB3.2 Gen1 connector	
<b>USB3.2</b>	2 x USB3.2 Gen2 connector	
<b>COM</b>	Serial port connector	D-sub 9-pin, male
<b>VGA</b>	VGA connector	
<b>LAN1~7</b>	7 x RJ-45 Ethernet connector	
<b>AC-IN</b>	AC power-in connector	
<b>DP1~3</b>	3 x DP connector	

---


## 1.5 System Dimensions

### 1.5.1 HPS-246U4A



## HPS-246U4A/HPS-246UTA

### 1.5.2 HPS-246UTA



## 2. Hardware Configuration

### Jumper and Connector Setting

For advanced information, please refer to:

- 1- HPM-246 included in this manual.





**Note:** If you need more information, please visit our website:

<http://www.alue.com.tw>



## 2.1 HPS-246U4A/HPS-246UTA connector mapping

### 2.1.1 Serial Port connector (COM)




Signal	PIN	PIN	Signal
DCD#	1	6	DSR#
RXD	2	7	RTS#
TXD	3	8	CTS#
DTR#	4	9	RI#
GND	5		

### 2.1.2 VGA connector (VGA)



PIN	Signal	PIN	Signal	PIN	Signal
1	RED	6	GND	11	NC
2	GREEN	7	GND	12	DDCDAT
3	BLUE	8	GND	13	H SYNC
4	NC	9	+5V	14	V SYNC
5	GND	10	GND	15	DDCCLK

## 2.2 HPM-246 Overviews



## 2.3 HPM-246 Jumper & Connector list

### Jumpers

Label	Function	Note
PH1	PM BUS pull high Jumper	2 x 1 header, pitch 2.00mm
JME1	Flash BIOS ME connector	3 x 1 header, pitch 2.00mm
BMC_DB1	BMC strap setting	4 x 2 header, pitch 2.00mm
JCMOS1	Clear CMOS	3 x 1 header, pitch 2.00mm

### Connectors


Label	Function	Note
SYS_FAN1	Outlet fan connector 1	4 x 1 wafer, pitch 2.54mm
SYS_FAN2	Outlet fan connector 2	4 x 1 wafer, pitch 2.54mm
SYS_FAN3	Inlet fan connector	4 x 1 wafer, pitch 2.54mm
CPU_FAN1	CPU fan connector	4 x 1 wafer, pitch 2.54mm
JCOM1	Serial Port 1 connector	5 x 2 wafer, pitch 2.00mm
JCOM2	Serial Port 2 connector	5 x 2 wafer, pitch 2.00mm
JSGPIO1	Rear General purpose I/O connector (Reserved)	3 x 2 wafer, pitch 2.00mm
PCIEX1	PCIEx16 connector	
PCIEX2	PCIEx8 connector	
PCIEX3	PCIEx1 connector	
PCIEX4	PCIEx4 connector	
PCI1	PCI connector	
D81	Rear System Error LED	
DP1	Display Port connector 1	
DP2/3	Display Port connector 2/3	
JFP1	Front Panel connector	10 x 2 wafer, pitch 2.54mm
JUSB12L1	2 x USB3.2 connector 1 x RJ-45 Ethernet	
JUSB34	USB3.1 connector	10 x 2 wafer, pitch 2.00mm
JUSB56	USB3.1 connector	10 x 2 wafer, pitch 2.00mm
JUSB78	USB3.1 connector	10 x 2 wafer, pitch 2.00mm
LAN23/45/67	6 x RJ-45 Ethernet	
BATH1	Battery connector	

## Quick Reference Guide


<b>JLPC1</b>	LPC connector	5 x 2 header, pitch 2.00mm
<b>JSPI1</b>	SPI connector 1	4 x 2 header, pitch 2.00mm
<b>JSPI2</b>	SPI connector 2	4 x 2 header, pitch 2.00mm
<b>SATA1-4</b>	Serial ATA connector 1-4	
<b>DIMMA1/A2/B1/B2</b>	4 x DDR4 SODIMM socket	
<b>JAUDIO1</b>	Audio connector	5 x 2 header, pitch 2.54mm
<b>JCASE_OPEN1</b>	CASEOPEN connector	2 x 1 wafer, pitch 2.50mm
<b>JP1</b>	For EEPROM write data	5 x 1 header, pitch 2.54mm
<b>JP2</b>	For VCORE PWM FW write data	3 x 2 header, pitch 2.54mm
<b>JVGA1</b>	VGA connector	8 x 2 wafer, pitch 2.00mm
<b>JBMC_UART5</b>	For BMC debug message read	3 x 1 header, pitch 2.54mm
<b>ATX12V1</b>	ATX 12V power connector	4 x 2 wafer, pitch 4.20mm
<b>ATXPWR1</b>	ATX power connector	12 x 2 wafer, pitch 4.20mm
<b>PMBUS1</b>	Read power supply information	5 x 1 wafer, pitch 2.54mm
<b>INLET_SER1</b>	Inlet Thermal Sensors	4 x 1 wafer, pitch 2.00mm
<b>JDEBUG1</b>	DEBUG connector	3 x 1 header, pitch 2.54mm

## 2.4 EAP-CE04 Jumpers & Connectors settings


### 2.4.1 PM BUS pull high Jumper (PH1)



Read power supply information\*




PM BUS non pull high with 3.3V




\* Default


### 2.4.2 Flash BIOS ME connector (JME1)



Normal\*




Override




\* Default

#### 2.4.3 BMC strap setting (BMC\_DB1)




\* Default


**ENABLE PASS-THRU AT POWER ON\***




**ENABLE DEDICATED VGA BIOS ROM**




**ENABLE BOOT**



**RESET BMC**




#### 2.4.4 Clear CMOS (JCMOS1)




\* Default



**Normal\***



**Clear CMOS**





#### 2.4.5 CPU fan connector (CPU\_FAN1)





Signal	PIN
GND	1
+12V	2
FAN_TACH0	3
CPU0_PWM0	4

#### 2.4.6 Outlet fan connector 1 (SYS\_FAN1)





Signal	PIN
GND	1
+12V	2
FAN_TACH2	3
SYS_PWM2	4

#### 2.4.7 Outlet fan connector 2 (SYS\_FAN2)





Signal	PIN
GND	1
+12V	2
FAN_TACH3	3
SYS_PWM3	4

#### 2.4.8 Inlet fan connector (SYS\_FAN3)





Signal	PIN
GND	1
+12V	2
FAN_TACH4	3
SYS_PWM4	4

## 2.4.9 Serial port 1 connector (JCOM1)





Signal	PIN	PIN	Signal
COM_DCD#1	1	2	COM_RXD1
COM_TXD1	3	4	COM_DTR#1
GND	5	6	COM_DSR#1
COM_RTS#1	7	8	COM_CTS#1
COM_RI#1	9	10	NC

## 2.4.10 Serial port 2 connector (JCOM2)





Signal	PIN	PIN	Signal
COM_DCD#2	1	2	COM_RXD2
COM_TXD2	3	4	COM_DTR#2
GND	5	6	COM_DSR#2
COM_RTS#2	7	8	COM_CTS#2
COM_RI#2	9	10	NC

### 2.4.11 General purpose I/O connector (JGPIO1)





Signal	PIN	PIN	Signal
GND	2	1	GND
SGPIO_SSATA_DATA0_R	4	3	SGPIO_SSATA_LOAD_R
NC	6	5	SGPIO_SSATA_CLOCK_R

### 2.4.12 LPC connector (JLPC1)




Signal	PIN	PIN	Signal
LPC_AD0	1	2	+3.3V
LPC_AD1	3	4	PLT_RST#_BUF
LPC_AD2	5	6	LPC_FRAME#
LPC_AD3	7	8	LPC_DEG_CLK
LPC_SERIRQ	9	10	GND

#### 2.4.13 ATX 12V Power connector (ATX12V1)




Signal	PIN	PIN	Signal
GND	1	5	+12V
GND	2	6	+12V
GND	3	7	+12V
GND	4	8	+12V

#### 2.4.14 ATX Power connector (ATXPWR1)





Signal	PIN	PIN	Signal
+3.3V	12	24	GND
+12V	11	23	+5V
+12V	10	22	+5V
+5VSB	9	21	+5V
ATX24_PWROK	8	20	NC
GND	7	19	GND
+5V	6	18	GND
GND	5	17	GND
+5V	4	16	ATX_PSON#
GND	3	15	GND
+3.3V	2	14	-12V
+3.3V	1	13	+3.3V

#### 2.4.15 USB3.1 connector (JUSB34)





Signal	PIN	PIN	Signal
+5VSB		1	+5VSB
+5VSB	19	2	USB30_RX_N3
USB30_RX_N4	18	3	USB30_RX_P3
USB30_RX_P4	17	4	GND
GND	16	5	USB30_TXN3
USB30_TXN4	15	6	USB30_TXP3
USB30_TXP4	14	7	GND
GND	13	8	USB_N3
USB_N4	12	9	USB_P3
USB_P4	11	10	NC

#### 2.4.16 USB3.1 connector (JUSB56)





Signal	PIN	PIN	Signal
+5VSB		1	+5VSB
+5VSB	19	2	USB30_RX_N5
USB30_RX_N6	18	3	USB30_RX_P5
USB30_RX_P6	17	4	GND
GND	16	5	USB30_TXN5
USB30_TXN6	15	6	USB30_TXP5
USB30_TXP6	14	7	GND
GND	13	8	USB_N5
USB_N6	12	9	USB_P5
USB_P6	11	10	NC

#### 2.4.17 USB3.1 connector (JUSB78)





Signal	PIN	PIN	Signal
		1	+5VSB
+5VSB	19	2	USB30_RX_N7
USB30_RX_N8	18	3	USB30_RX_P7
USB30_RX_P8	17	4	GND
GND	16	5	USB30_TXN7
USB30_TXN8	15	6	USB30_TXP7
USB30_TXP8	14	7	GND
GND	13	8	USB_N7
USB_N8	12	9	USB_P7
USB_P8	11	10	NC

#### 2.4.18 SPI connector 1 (JSPI1)





Signal	PIN	PIN	Signal
+3.3VSB	1	2	GND
SPI BIOS CS0_N_R	3	4	SPI BIOS FLASH CLK
SPI BIOS MISO_FLASH	5	6	SPI BIOS MOSI_FLASH
SPI PCH FLASH IO3	7	8	SPI PCH FLASH IO2

### 2.4.19 SPI connector 2 (JSPI2)





Signal	PIN	PIN	Signal
+3.3VSB	1	2	GND
SPI_BMC_BOOT_CS_N	3	4	SPI_BMC_BOOT_CLK
SPI_BMC_BOOT_R_MISO	5	6	SPI_BMC_BOOT_MOSI
SPI_HOLD#	7	8	SPI_WP#

### 2.4.20 Debug connector (JDEBUG1)





Signal	PIN
PEX_I2C_SCL0_3V3	1
PEX_I2C_SDA0_3V3	2
GND	3

#### 2.4.21 Front Panel connector (JFP1)





Signal	PIN	PIN	Signal
HDD_LED_P	1	2	+3.3VSB
HDD_LED_N	3	4	PWRLED_N
FP_RST_BTN_N	5	6	FP_PWR_BTN_N_R
GND	7	8	GND
STATUS_LED2_P	9	10	L1_LED_ACT#_PWR
STATUS_LED_N	11	12	L1_LED_ACT#
FRONT_UID_LED_N	13	14	SBPWRLED_P
GND	15	16	GND
FP_UID_BTN_N_R	17	18	+3.3VSB
GND	19	20	LAN_LED_ACT#

#### 2.4.22 Read power supply information (PMBUS1)





Signal	PIN
NC	5
GND	4
PSU1_ALERT_z_N	3
PSU_z_SDA	2
PSU_z_SCL	1

#### 2.4.23 For EEPROM write data (JP1)





Signal	PIN
+3.3VSB	1
BMC_SCL13_R	2
BMC_SDA13_R	3
24C02_WP	4
GND	5

#### 2.4.24 For VCORE PWM FW write data (JP2)





Signal	PIN	PIN	Signal
VCCCORE_Npmaalert	1	2	VCCCORE_PMSDA
GND	3	4	VCCCORE_PMSCL
NC	5	6	+3.3V

#### 2.4.25 Inlet Thermal Sensors (INLET\_SER1)





Signal	PIN
+3.3VSB	1
SMB1_TEMPSENSOR_STBY_LVC3_SDA	2
SMB1_TEMPSENSOR_STBY_LVC3_SCL	3
GND	4


#### 2.4.26 VGA connector (JVGA1)





Signal	PIN	PIN	Signal
+5V	1	2	CRT_z_RED
GND	3	4	CRT_z_GREEN
NC	5	6	CRT_z_BLUE
CRT_DDC_z_DATA	7	8	NC
CRT_z_HSYNC	9	10	VIDEO_CABLE_DETECT_N
CRT_z_VSYNC	11	12	GND
CRT_DDC_z_CLK	13	14	GND
GND	15	16	GND

**2.4.27 For BMC debug message read (JBMC\_UART5)**

Signal	PIN
UART5_TX	1
UART5_RX	2
GND	3

**2.4.28 CASE OPEN connector (JCASE\_OPEN1)**

Signal	PIN
FP_CHASSIS_INTRUSION	1
GND	2

**2.4.29 Audio connector (JAUDIO1)**

Signal	PIN	PIN	Signal
MIC1-L-IN	1	2	GND
MIC1-R-IN	3	4	ACZ_DET#
FRONT-R-OUT	5	6	MIC1-JD
SENSEA	7		
FRONT-L-OUT	9	10	FRONT-JD

**2.4.29.1 Signal Description – Audio connector (JAUDIO1)**

Signal	Signal Description
FRONT-JD	AUDIO Out(ROUT/LOUT) sense pin
MIC1-JD	MIC IN (MIC_RIN/LIN) sense pin

# 3.BIOS Setup

### 3.1 Introduction

The BIOS setup program allows users to modify the basic system configuration. In this following chapter will describe how to access the BIOS setup program and the configuration options that may be changed.

### 3.2 Starting Setup

AMI BIOS™ is immediately activated when you first power on the computer. The BIOS reads the system information contained in the NVRAM and begins the process of checking out the system and configuring it. When it finishes, the BIOS will seek an operating system on one of the disks and then launch and turn control over to the operating system.

While the BIOS is in control, the Setup program can be activated in one of two ways:

By pressing <ESC> or <Del> immediately after switching the system on, or

By pressing the < ESC> or <Del> key when the following message appears briefly at the left-top of the screen during the POST (Power On Self Test).

**Press <ESC> or <Del> to enter SETUP**

If the message disappears before you respond and you still wish to enter Setup, restart the system to try again by turning it OFF then ON or pressing the "RESET" button on the system case. You may also restart by simultaneously pressing <Ctrl>, <Alt>, and <Delete> keys.

### 3.3 Using Setup

In general, you use the arrow keys to highlight items, press <Enter> to select, use the PageUp and PageDown keys to change entries, press <F1> for help and press <Esc> to quit. The following table provides more detail about how to navigate in the Setup program using the keyboard.

Button	Description
↑	Move to previous item
↓	Move to next item
←	Move to the item in the left hand
→	Move to the item in the right hand
Esc key	Main Menu -- Quit and not save changes into NVRAM Status Page Setup Menu and Option Page Setup Menu -- Exit current page and return to Main Menu
+ key	Increase the numeric value or make changes
- key	Decrease the numeric value or make changes
F1 key	General help, only for Status Page Setup Menu and Option Page Setup Menu
F2 key	Previous Values
F3 key	Optimized defaults
F4 key	Save & Exit Setup

- **Navigating Through The Menu Bar**

Use the left and right arrow keys to choose the menu you want to be in.



**Note:** Some of the navigation keys differ from one screen to another.

- **To Display a Sub Menu**

Use the arrow keys to move the cursor to the sub menu you want. Then press <Enter>. A “➤” pointer marks all sub menus.

### 3.4 Getting Help

Press F1 to pop up a small help window that describes the appropriate keys to use and the possible selections for the highlighted item. To exit the Help Window press <Esc> or the <Enter> key again.

### 3.5 In Case of Problems

If, after making and saving system changes with Setup, you discover that your computer no longer is able to boot, the AMI BIOS supports an override to the NVRAM settings which resets your system to its defaults.



The best advice is to only alter settings which you thoroughly understand. To this end, we strongly recommend that you avoid making any changes to the chipset defaults. These defaults have been carefully chosen by both BIOS Vendor and your systems manufacturer to provide the absolute maximum performance and reliability. Even a seemingly small change to the chipset setup has the potential for causing you to use the override.

## 3.6 BIOS setup

Once you enter the Aptio Setup Utility, the Main Menu will appear on the screen. The Main Menu allows you to select from several setup functions and exit choices. Use the arrow keys to select among the items and press <Enter> to accept and enter the sub-menu.

### 3.6.1 Main Menu

This section allows you to record some basic hardware configurations in your computer and set the system clock.



### 3.6.1.1 System Language

This option allows choosing the system default language.

### 3.6.1.2 System Date

Use the system date option to set the system date. Manually enter the day, month and year.

### 3.6.1.3 System Time

Use the system time option to set the system time. Manually enter the hours, minutes and seconds.




**Note:** The BIOS setup screens shown in this chapter are for reference purposes only, and may not exactly match what you see on your screen.

Visit the Avalue website ([www.alue.com.tw](http://www.alue.com.tw)) to download the latest product and BIOS information.


## 3.6.2 Advanced Menu

This section allows you to configure your CPU and other system devices for basic operation through the following sub-menus.




### 3.6.2.1 CPU Configuration

Use the CPU configuration menu to view detailed CPU specification and configure the CPU.



Item	Options	Description
<b>Intel (VMX) Virtualization Technology</b>	Disabled Enabled[Default]	When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology.
<b>Active Processor Cores</b>	All[Default] 1 2 3 4 5 6 7 8	Number of cores to enable in each processor package.


### 3.6.2.1.1 CPU – Power Management Control



Item	Option	Description
<b>Intel® SpeedStep™</b>	Enabled[ <b>Default</b> ], Disabled	Allows more than two frequency ranges to be supported.
<b>Intel® Speed Shift Technology</b>	Enabled[ <b>Default</b> ], Disabled	Enable/Disable Intel® Speed Shift Technology support. Enabling will expose the CPPC v2 interface to allow for hardware controlled P-states.
<b>Turbo Mode</b>	Enabled[ <b>Default</b> ], Disabled	Enable/Disable processor Turbo Mode (requires Intel Speed Step or Intel Speed Shift to be available and enabled).
<b>C States</b>	Enabled[ <b>Default</b> ], Disabled	Enable/Disable CPU Power Management. Allows CPU to go to C states when it's not 100% utilized.
<b>Enhanced C-States</b>	Enabled[ <b>Default</b> ], Disabled	Enable/Disable C1E. When enabled, CPU will switch to minimum speed when all cores enter C-State.
<b>C-State Auto Demotion</b>	Disabled C1 C3 C1 and C3[ <b>Default</b> ]	Configure C-State Auto Demotion.
<b>C-State Un-demotion</b>	Disabled C1 C3 C1 and C3[ <b>Default</b> ]	Configure C-State Un-demotion.
<b>Package C-State Demotion</b>	Enabled, Disabled[ <b>Default</b> ]	Package C-State Un-demotion.
<b>Package C-State Un-demotion</b>	Enabled, Disabled[ <b>Default</b> ]	Package C-State Un-demotion.
<b>Package C State Limit</b>	C0/C1 C2 C3	Maximum Package C State Limit Setting. Cpu Default: Leaves to Factory default value. Auto: Initializes to deepest available Package C State

	C6 C7 C7s C8 C9 C10 Cpu Default Auto[Default]	Limit.
--	--	--------

### 3.6.2.2 PCH-FW Configuration



#### 3.6.2.2.1 OEM Flags Settings



## HPS-246U4A/HPS-246UTA


Item	Option	Description
<b>Unconfigure ME</b>	Disabled[ <b>Default</b> ], Enabled	OEMFlag Bit 15: Unconfigure ME with resetting MEBx password to default.

### 3.6.2.2.2 Firmware Update Configuration



Item	Option	Description
<b>ME FW Image Re-Flash</b>	Disabled[ <b>Default</b> ], Enabled	Enable/Disable Me FW Image Re-Flash function.

### 3.6.2.3 Trusted Computing



Item	Options	Description
<b>Security Device Support</b>	Disable, Enable[ <b>Default</b> ]	Enables or Disables BIOS support for security device. O.S. will not show Security Device. TCG EFI protocol and INT1A interface will not be available.


### 3.6.2.4 AST2500 Super IO Configuration

You can use this item to set up or change the AST2500 Super IO configuration for serial ports. Please refer to 3.6.2.4.1 and 3.6.2.4.2 for more information.




Item	Description
<b>Serial Port 1 Configuration</b>	Set Parameters of Serial Port 1 (COMA).
<b>Serial Port 2 Configuration</b>	Set Parameters of Serial Port 2 (COMB).
<b>Serial Port 3 Configuration(Serial Over LAN (SOL))</b>	Set Parameters of Serial Port 3 (COMC), for Serial Over LAN(SOL) only.

## 3.6.2.4.1 Serial Port 1 Configuration




Item	Option	Description
<b>Serial Port</b>	Enabled[ <b>Default</b> ], Disabled	Enable or Disable Serial Port (COM).

## 3.6.2.4.2 Serial Port 2 Configuration




Item	Option	Description
<b>Serial Port</b>	Enabled[ <b>Default</b> ], Disabled	Enable or Disable Serial Port (COM).

### 3.6.2.4.3 Serial Port 3 Configuration (Serial Over LAN (SOL))




Item	Option	Description
<b>Serial Port</b>	Enabled[ <b>Default</b> ], Disabled	Enable or Disable Serial Port (COM).

### 3.6.2.5 S5 RTC Wake Settings




Item	Options	Description
<b>Wake system from S5</b>	Disabled[ <b>Default</b> ], Fixed Time Dynamic Time	Enable or disable System wake on alarm event. Select Fixed Time, system will wake on the hr::min::sec specified. Select Dynamic Time, System will wake on the current time + Increase minute(s).

### 3.6.2.6 Serial Port Console Redirection



Item	Options	Description
<b>COM1 Console Redirection</b>	Disabled[ <b>Default</b> ], Enabled	Console Redirection Enable or Disable.
<b>COM2 Console Redirection</b>	Disabled[ <b>Default</b> ], Enabled	Console Redirection Enable or Disable.
<b>COM3 Console Redirection</b>	Disabled, Enabled[ <b>Default</b> ]	Console Redirection Enable or Disable.
<b>EMS Console Redirection</b>	Disabled Enabled[ <b>Default</b> ],	Console Redirection Enable or Disable.

### 3.6.2.6.1 COM3 (Serial Over LAN(SOL))




Item	Option	Description
Terminal Type	VT100 VT100+[Default] VT-UTF8 ANSI	Emulation: ANSI: Extended ASCII char set. VT100: ASCII char set. VT100+: Extends VT100 to support color, function keys, etc. VT-UTF8: Uses UTF8 encoding to map Unicode chars onto 1 or more bytes.
Bits per second	9600 19200 38400 57600 115200[Default]	Selects serial port transmission speed. The speed must be matched on the other side. Long or noisy lines may require lower speeds.
Data Bits	7 8[Default]	Data Bits.
Parity	None[Default] Even Odd Mark Space	A parity bit can be sent with the data bits to detect some transmission errors. Even: parity bit is 0 if the num of 1's in the data bits is even. Odd: parity bit is 0 if num of 1's in the data bits is odd. Mark: parity bit is always 1. Space: Parity bit is always 0. Mark and Space Parity do not allow for error detection.
Stop Bits	1[Default] 2	Stop bits indicate the end of a serial data packet. (A start bit indicates the beginning). The standard setting is 1 stop bit. Communication with slow devices may require more than 1 stop bit.
Flow Control	None[Default] Hardware RTS/CTS	Flow control can prevent data loss from buffer overflow. When sending data, if the receiving buffers are full, a 'stop' signal can be sent to stop the data flow. Once the buffers are empty, a

## HPS-246U4A/HPS-246UTA

		'start' signal can be sent to re-start the flow. Hardware flow control uses two wires to send start/stop signals.
<b>VT-UTF8 Combo Key Support</b>	Disabled Enabled [ <b>Default</b> ]	Enable VT-UTF8 Combination Key Support for ANSI/VT100 terminals.
<b>Recorder Mode</b>	Disabled [ <b>Default</b> ] Enabled	With this mode enabled only text will be sent. This is to capture Terminal data.
<b>Resolution 100x31</b>	Disabled [ <b>Default</b> ] Enabled	Enables or disables extended terminal resolution.
<b>Putty KeyPad</b>	VT100 [ <b>Default</b> ] LINUX XTERMR6 SCO ESCN VT400	Select FunctionKey and KeyPad on Putty.

### 3.6.2.6.2 Console Redirection Settings




Item	Option	Description
<b>Out-of-Band Mgmt Port</b>	COM1 [ <b>Default</b> ] COM2 COM3(Serial Over LAN (SOL))	Microsoft Windows Emergency Management Services(EMS) allows for remote management of a Windows Server OS through a serial port.
<b>Terminal Type</b>	VT100 VT100+ VT-UTF8 [ <b>Default</b> ] ANSI	VT-UTF8 is the preferred terminal type for out-of-band management. The next best choice is VT100+ and then VT100. See above, in Console Redirection Settings page, for more Help with Terminal Type/Emulation.
<b>Bits per second</b>	9600 19200	Select serial port transmission speed. The speed must be matched on the

	57600 115200[Default]	other side. Long or noisy lines may require lower speeds.
Flow Control	None[Default] Hardware RTS/CTS Software Xon/Xoff	Flow control can prevent data loss from buffer overflow. When sending data, if the receiving buffers are full, a 'stop' signal can be sent to stop the data flow. Once the buffers are empty, a 'start' signal can be sent to re-start the flow. Hardware flow control uses two wires to send start/stop signals.


### 3.6.2.7 USB Configuration

The USB Configuration menu helps read USB information and configures USB settings.




Item	Options	Description
<b>USB transfer time-out</b>	1 sec 5 sec 10 sec 20 sec[Default]	The time-out value for Control, Bulk, and Interrupt transfers.
<b>Device reset time-out</b>	10 sec 20 sec[Default] 30 sec 40 sec	USB mass storage device Start Unit command time-out.
<b>Device power-up delay</b>	Auto[Default] Manual	Maximum time the device will take before it properly reports itself to the Host Controller. 'Auto' uses default value: for a Root port it is 100ms, for a Hub port the delay is taken from Hub descriptor.
<b>Mass Storage Devices</b>	Auto[Default] Floppy Forced FDD Hard Disk CD-ROM	Mass storage device emulation type. 'AUTO' enumerates devices according to their media format. Optical drives are emulated as 'CDROM', drives with no media will be emulated according to a drive type.

## 3.6.2.8 NVMe Configuration



## 3.6.2.9 Network Stack Configuration




Item	Options	Description
<b>Network Stack</b>	Enabled Disabled <b>[Default]</b>	Enable/Disable UEFI Network Stack.

### 3.6.3 Chipset




#### 3.6.3.1 System Agent (SA) Configuration




Item	Option	Description
VT-d	Enabled[Default] Disabled	VT-d capability.

## 3.6.3.1.1 Memory Configuration



Item	Option	Description
<b>Max TOLUD</b>	Dynamic <b>[Default]</b> 1 GB 1.25 GB 1.5 GB 1.75 GB 2 GB 2.25 GB 2.5 GB 2.75 GB 3 GB	Maximum Value of TOLUD. Dynamic assignment would adjust TOLUD automatically based on largest MMIO length of installed graphic controller.


### 3.6.3.1.2 Graphics Configuration




Item	Option	Description
<b>Primary Display</b>	Auto <b>[Default]</b> IGFX PEG PCI	Select which of IGFX/PEG/PCI Graphics device should be Primary Display.
<b>GTT Size</b>	2MB 4MB <b>8MB[Default]</b>	Select the GTT Size.

## HPS-246U4A/HPS-246UTA

### 3.6.3.1.3 DMI/OPI Configuration



### 3.6.3.1.4 PEG Port Configuration



Item	Option	Description
<b>Enable Root Port</b>	Disabled Enabled Auto[ <b>Default</b> ]	Enable or Disable the Root Port.
<b>Max Link Speed</b>	Auto[ <b>Default</b> ] Gen1	Configure PEG 0:1:0 Max Speed.


	Gen2 Gen3	
<b>Max Link Width</b>	Auto[ <b>Default</b> ] Force X1 Force X2 Force X4 Force X8	Force PEG link to retrain to X1/2/4/8.
<b>ASPM</b>	Disabled Auto[ <b>Default</b> ] ASPM L0s ASPM L1 ASPM L0sL1	Control ASPM support for the PEG 0. This has no effect if PEG is not the currently active device.
<b>PEG0(PCIEX1) Max Payload size</b>	Auto[ <b>Default</b> ] 128 256 TLP	Select PEG0 Max Payload Size; Choose Auto(Default Device Capability) or force to 128/256 Bytes.

### 3.6.3.1.4.1 PEG Port Feature Configuration




Item	Option	Description
<b>Detect Non-Compliance Device</b>	Enabled, Disabled[ <b>Default</b> ]	Detect Non-Compliance PCI Express Device in PEG.


## 3.6.3.2 PCH-IO Configuration



### 3.6.3.2.1 PCI Express Configuration




### 3.6.3.2.1.1 PCI Express Slot 2 (PCI-E Port 13~16)




Item	Option	Description
<b>PCI Express Slot 2 (PCI-E Port 13~16)</b>	Enabled[ <b>Default</b> ], Disabled	Control the PCI Express Root Port.
<b>ASPM 12</b>	Disabled[ <b>Default</b> ], L0s L1 L0sL1 Auto	Set the ASPM Level: Force L0s – Force all links to L0s State AUTO – BIOS auto configure DISABLE – Disables ASPM.
<b>L1 Substates</b>	Disabled, L1.1 L1.1 & L1.2[ <b>Default</b> ]	PCI Express L1 Substates settings.
<b>PCIe Speed</b>	Auto[ <b>Default</b> ] Gen1 Gen2 Gen3	Configure PCIe Speed.
<b>Detect Timeout</b>	0	The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.

## 3.6.3.2.1.2 PCI Express Slot 3 (PCI-E Port 21~24)



Item	Option	Description
<b>PCI Express Slot 3 (PCI-E Port 21~24)</b>	Enabled[ <b>Default</b> ], Disabled	Control the PCI Express Root Port.
<b>ASPM 20</b>	Disabled[ <b>Default</b> ], L0s L1 L0sL1 Auto	Set the ASPM Level: Force L0s – Force all links to L0s State AUTO – BIOS auto configure DISABLE – Disables ASPM.
<b>L1 Substates</b>	Disabled, L1.1 L1.1 & L1.2[ <b>Default</b> ]	PCI Express L1 Substates settings.
<b>PCIe Speed</b>	Auto[ <b>Default</b> ] Gen1 Gen2 Gen3	Configure PCIe Speed.
<b>Detect Timeout</b>	0	The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.

### 3.6.3.2.1.3 PCI Express Slot 4 (PCI-E Port 12)




Item	Option	Description
<b>PCI Express Slot 4 (PCI-E Port 12)</b>	Enabled[ <b>Default</b> ], Disabled	Control the PCI Express Root Port.
<b>ASPM 11</b>	Disabled[ <b>Default</b> ], L0s L1 L0sL1 Auto	Set the ASPM Level: Force L0s – Force all links to L0s State AUTO – BIOS auto configure DISABLE – Disables ASPM.
<b>L1 Substates</b>	Disabled, L1.1 L1.1 & L1.2[ <b>Default</b> ]	PCI Express L1 Substates settings.
<b>PCIe Speed</b>	Auto[ <b>Default</b> ] Gen1 Gen2 Gen3	Configure PCIe Speed.
<b>Detect Timeout</b>	0	The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.

## 3.6.3.2.1.4 PCIE to PCI (PCI-E Port 3)




Item	Option	Description
<b>PCIE to PCI(PCI-E Port 3)</b>	Enabled[Default], Disabled	Control the PCI Express Root Port.
<b>ASPM 2</b>	Disabled[Default], L0s L1 L0sL1 Auto	Set the ASPM Level: Force L0s – Force all links to L0s State AUTO – BIOS auto configure DISABLE – Disables ASPM.
<b>L1 Substates</b>	Disabled, L1.1 L1.1 & L1.2[Default]	PCI Express L1 Substates settings.
<b>PCIe Speed</b>	Auto[Default] Gen1 Gen2 Gen3	Configure PCIe Speed.
<b>Detect Timeout</b>	0	The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.

### 3.6.3.2.1.5 BMC VGA (PCI-E Port 4)



Item	Option	Description
<b>BMC VGA (PCI-E Port 4)</b>	Enabled, Disabled <b>[Default]</b>	Control the PCI Express Root Port.


### 3.6.3.2.1.6 Intel I210 LAN Chip 1 (PCI-E Port 5)



## HPS-246U4A/HPS-246UTA

Item	Option	Description
Intel I210 LAN Chip 1 (PCI-E Port 5)	Enabled[Default], Disabled	Control the PCI Express Root Port.
ASPM 4	Disabled[Default], L0s L1 L0sL1 Auto	Set the ASPM Level: Force L0s – Force all links to L0s State AUTO – BIOS auto configure DISABLE – Disables ASPM.
L1 Substates	Disabled, L1.1 L1.1 & L1.2[Default]	PCI Express L1 Substates settings.
PCIe Speed	Auto[Default] Gen1 Gen2 Gen3	Configure PCIe Speed.
Detect Timeout	0	The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.


### 3.6.3.2.1.7 Intel I210 LAN Chip 2 (PCI-E Port 6)



Item	Option	Description
Intel I210 LAN Chip 2 (PCI-E Port 6)	Enabled[Default], Disabled	Control the PCI Express Root Port.
ASPM 5	Disabled[Default], L0s L1 L0sL1	Set the ASPM Level: Force L0s – Force all links to L0s State AUTO – BIOS auto configure DISABLE – Disables ASPM.

	Auto	
<b>L1 Substates</b>	Disabled, L1.1 <b>L1.1 &amp; L1.2[Default]</b>	PCI Express L1 Substates settings.
<b>PCIe Speed</b>	Auto <b>[Default]</b> Gen1 Gen2 Gen3	Configure PCIe Speed.
<b>Detect Timeout</b>	0	The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.

### 3.6.3.2.1.8 Intel I210 LAN Chip 3 (PCI-E Port 7)




Item	Option	Description
<b>Intel I210 LAN Chip 3 (PCI-E Port 7)</b>	Enabled <b>[Default]</b> , Disabled	Control the PCI Express Root Port.
<b>ASPM 6</b>	Disabled <b>[Default]</b> , L0s L1 L0sL1 Auto	Set the ASPM Level: Force L0s – Force all links to L0s State AUTO – BIOS auto configure DISABLE – Disables ASPM.
<b>L1 Substates</b>	Disabled, L1.1 <b>L1.1 &amp; L1.2[Default]</b>	PCI Express L1 Substates settings.
<b>PCIe Speed</b>	Auto <b>[Default]</b> Gen1 Gen2	Configure PCIe Speed.

## HPS-246U4A/HPS-246UTA


	Gen3	
<b>Detect Timeout</b>	0	The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.

### 3.6.3.2.1.9 Intel I210 LAN Chip 4 (PCI-E Port 8)




Item	Option	Description
<b>Intel I210 LAN Chip 4 (PCI-E Port 8)</b>	Enabled[ <b>Default</b> ], Disabled	Control the PCI Express Root Port.
<b>ASPM 7</b>	Disabled[ <b>Default</b> ], L0s L1 L0sL1 Auto	Set the ASPM Level: Force L0s – Force all links to L0s State AUTO – BIOS auto configure DISABLE – Disables ASPM.
<b>L1 Substates</b>	Disabled, L1.1 L1.1 & L1.2[ <b>Default</b> ]	PCI Express L1 Substates settings.
<b>PCIe Speed</b>	Auto[ <b>Default</b> ] Gen1 Gen2 Gen3	Configure PCIe Speed.
<b>Detect Timeout</b>	0	The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.

### 3.6.3.2.1.10 Intel I210 LAN Chip 5 (PCI-E Port 9)




Item	Option	Description
<b>Intel I210 LAN Chip 5 (PCI-E Port 9)</b>	Enabled[ <b>Default</b> ], Disabled	Control the PCI Express Root Port.
<b>ASPM 8</b>	Disabled[ <b>Default</b> ], L0s L1 L0sL1 Auto	Set the ASPM Level: Force L0s – Force all links to L0s State AUTO – BIOS auto configure DISABLE – Disables ASPM.
<b>L1 Substates</b>	Disabled, L1.1 L1.1 & L1.2[ <b>Default</b> ]	PCI Express L1 Substates settings.
<b>PCIe Speed</b>	Auto[ <b>Default</b> ] Gen1 Gen2 Gen3	Configure PCIe Speed.
<b>Detect Timeout</b>	0	The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.

## 3.6.3.2.1.11 Intel I210 LAN Chip 6 (PCI-E Port 10)




Item	Option	Description
Intel I210 LAN Chip 6 (PCI-E Port 10)	Enabled[ <b>Default</b> ], Disabled	Control the PCI Express Root Port.
ASPM 9	Disabled[ <b>Default</b> ], L0s L1 L0sL1 Auto	Set the ASPM Level: Force L0s – Force all links to L0s State AUTO – BIOS auto configure DISABLE – Disables ASPM.
L1 Substates	Disabled, L1.1 L1.1 & L1.2[ <b>Default</b> ]	PCI Express L1 Substates settings.
PCIe Speed	Auto[ <b>Default</b> ] Gen1 Gen2 Gen3	Configure PCIe Speed.
Detect Timeout	0	The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.

### 3.6.3.2.1.12 Intel I210 LAN Chip 7 (PCI-E Port 11)




Item	Option	Description
<b>Intel I210 LAN Chip 7(PCI-E Port 11)</b>	Enabled[ <b>Default</b> ], Disabled	Control the PCI Express Root Port.
<b>ASPM 10</b>	Disabled[ <b>Default</b> ], L0s L1 L0sL1 Auto	Set the ASPM Level: Force L0s – Force all links to L0s State AUTO – BIOS auto configure DISABLE – Disables ASPM.
<b>L1 Substates</b>	Disabled, L1.1 <b>L1.1 &amp; L1.2[Default]</b>	PCI Express L1 Substates settings.
<b>PCIe Speed</b>	Auto[ <b>Default</b> ] Gen1 Gen2 Gen3	Configure PCIe Speed.
<b>Detect Timeout</b>	0	The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.

## 3.6.3.2.2 SATA And RST Configuration




Item	Options	Description
<b>SATA Controller(s)</b>	Enabled[ <b>Default</b> ] Disabled,	Enable/Disable SATA Device.
<b>SATA Mode Selection</b>	AHCI[ <b>Default</b> ], RAID	Determines how SATA controller(s) operate.
<b>SATA Test Mode</b>	Enabled Disabled[ <b>Default</b> ]	Test Mode Enable/Disable (Loop Back).
<b>SATA Port</b>	Enabled[ <b>Default</b> ] Disabled	Enable or Disable SATA Port.
<b>SATA Device Type</b>	Hard Disk Drive[ <b>Default</b> ] Solid State Drive	Identify the SATA port is connected to Solid State Drive or Hard Disk Drive.

### 3.6.3.2.3 HD Audio Configuration




Item	Option	Description
HD Audio	Disabled Enabled[Default]	Control Detection of the HD-Audio device. Disable = HDA will be unconditionally disabled Enabled = HDA will be unconditionally enabled.

### 3.6.3.3 Board Configuration



Item	Option	Description
<b>Wake Up by Ring</b>	Disabled Enabled <b>[Default]</b>	Wake Up by Ring from S3/S4/S5.
<b>USB Standby Power</b>	Disabled Enabled <b>[Default]</b>	Enable/Disabled USB Standby Power during S3/S4/S5.

## 3.6.4 Server Mgmt



Item	Options	Description
<b>BMC Support</b>	Enabled <b>[Default]</b> Disabled	Enable/Disable interfaces to communicate with BMC.
<b>Wait For BMC</b>	Enabled Disabled <b>[Default]</b>	Wait For BMC response for specified time out. BMC starts at the same time when BIOS starts during AC power ON. It takes around 30 seconds to initialize Host to BMC interfaces.
<b>FRB-2 Timer</b>	Enabled <b>[Default]</b> Disabled	Enable or Disable FRB-2 time (POST timer).
<b>FRB-2 Timer timeout</b>	3 minutes 4 minutes 5 minutes 6 minutes <b>[Default]</b>	Enter value Between 3 to 6 min for FRB-2 Timer Expiration value.
<b>FRB-2 Timer Policy</b>	Do Nothing <b>[Default]</b> Reset Power Down Power Cycle	Configure how the system should respond if the FRB-2 Timer expires. Not available if FRB-2 Timer is disabled.
<b>OS Watchdog Timer</b>	Enabled Disabled <b>[Default]</b>	If enabled, starts a BIOS timer which can only be shut off by Management Software after the OS loads. Helps determine that the OS successfully loaded or follows

		the OS Boot Watchdog Timer policy.
<b>Power Control Policy</b>	Do Not PowerUp Last Power State Power Restore Unspecified <b>[Default]</b>	Configure how the system should respond if AC Power is lost, Reset not required as selected Power policy will be set in BMC when policy is saved.

### 3.6.4.1 System Event Log




Item	Option	Description
<b>SEL Components</b>	Enabled <b>[Default]</b> Disabled	Change this to enable or disable event logging for error/progress codes during boot.
<b>Erase SEL</b>	No <b>[Default]</b> Yes, On next reset Yes, On every reset	Choose options for erasing SEL.
<b>When SEL is Full</b>	Do Nothing <b>[Default]</b> Erase Immediately Delete Oldest Record	Choose options for reactions to a full SEL.
<b>Log EFI Status Codes</b>	Disabled Both Error code <b>[Default]</b> Progress code	Disable the logging of EFI Status Codes or log only error code or only progress code or both.

## 3.6.4.2 Bmc self test log




Item	Option	Description
Erase Log	Yes, On every reset[Default] No	Erase Log Options.
When log is full	Clear Log[Default] Do not log any more	Select the action to be taken when log is full.

## 3.6.4.3 FRU Information






### 3.6.4.4 BMC network configuration




Item	Option	Description
<b>Configuration Address source</b>	Unspecified <b>[Default]</b> Static DynamicBmcDhcp DynamicBmcNonDhcp	Select configure LAN channel parameters statically or dynamically(by BIOS or BMC). Unspecified option will not modify any BMC network parameters during BIOS phase.
<b>IPV6 Support</b>	Enabled <b>[Default]</b> Disabled	Enable or Disable LAN1 IPv6 Support.
<b>Configuration Address source</b>	Unspecified <b>[Default]</b> Static DynamicBmcDhcp	Select to configure LAN channel parameters statically or dynamically(by BIOS or BMC). Unspecified option will not modify any BMC network parameters during BIOS phase.

## 3.6.4.5 BMC User Settings







### 3.6.4.5.1 BMC Add User Details



Item	Description
User Name	Enter BMC User Name.

**3.6.4.5.2 BMC Delete User Details**

Item	Description
<b>User Name</b>	Enter BMC User Name.

**3.6.4.5.3 BMC Change User Settings**

Item	Description
<b>User Name</b>	Enter BMC User Name.

### 3.6.5 Security



#### ● Administrator Password



Set setup Administrator Password

#### ● User Password

Set User Password



# HPS-246U4A/HPS-246UTA

## 3.6.5.1 Secure Boot





Item	Option	Description
<b>Secure Boot</b>	Disabled[ <b>Default</b> ] Enabled	Secure Boot feature is Active if Secure Boot is Enable, Platform Key(PK) is enrolled and the System is in User mode. The mode change requires platform reset.
<b>Secure Boot Mode</b>	Standard Custom[ <b>Default</b> ]	Secure Boot mode selector: Standard/Custom. In Custom mode Secure Boot Variables can be configured without authentication.



### 3.6.5.1.1 Key Management





## HPS-246U4A/HPS-246UTA





## Quick Reference Guide




## HPS-246U4A/HPS-246UTA



## Quick Reference Guide





## 3.6.6 Boot



Item	Option	Description
<b>Setup Prompt Timeout</b>	1~ 65535	Number of seconds to wait for setup activation key. 65535(0xFFFF) means indefinite waiting.
<b>Bootup NumLock State</b>	On [Default] Off	Select the keyboard NumLock state
<b>Quiet Boot</b>	Disabled [Default] Enabled	Enables or disables Quiet Boot option
<b>Boot Option #1/#2</b>	Set the system boot order.	

### 3.6.7 Save and exit



#### 3.6.7.1 Save Changes and Reset

Reset the system after saving the changes.

### **3.6.7.2 *Discard Changes and Reset***

Any changes made to BIOS settings during this session of the BIOS setup program are discarded. The setup program then exits and reboots the controller.

### **3.6.7.3 *Restore Defaults***

This option restores all BIOS settings to the factory default. This option is useful if the controller exhibits unpredictable behavior due to an incorrect or inappropriate BIOS setting.

### **3.6.7.4 *Launch EFI Shell from filesystem device***

Attempts to Launch EFI Shell application (Shellx64.efi) from one of the available filesystem devices.

